We have developed a simplified process sequence for fabrication of high-efficiency multicrystalline-silicon (mc-Si) solar cells. Photolithography is required only to define the evaporated metal gridlines. We use this fast turn-around, high-yield baseline process to evaluate different mc-Si materials and new processing procedures.
INTRODUCTION
Multicrystalline silicon shows good promise as a cost-effective material for high-efficiency solar cells. Efficiencies have reached 17.7% in l-cm2.mc-Si cells [I] , and 17.2% [2] in specially processed large-area mc-Si cells. Throughout this paper we use the terms small, moderate, and large-area for the ranges 0.3 to 3.0,3.0 to 30, and 30 to 300 cm2 as defined in [3] . The above cells are characterized by the complex processing used to produce them. The mesa-isolated small-area cell used multiple photolithography steps and evaporated metals [I] . The large-area cell utilized sophisticated fine-line screen printing and a mechanically textured substrate [2] , neither of which are routinely used in commercial manufacturing. Our work has retained essential highefficiency aspects within a simple protocol, and achieved over 16% efficiency in both moderate and large-area cells using commercial mcSi material. The process, similar to one developed previously at the University of New South Wales [4] , is especially useful as a baseline for experimental evaluation of different mc-Si materials and novel cell processes. We have used this process to produce both moderate-and large-area cells on matching slices of mc-Si, providing a way to determine the effects of small regions of defective material on the performance of large-area cells.
The following sections describe the single-photomask process as implemented in the Photovoltaic Device Fabrication Laboratory (PDFL) at Sandia. Our best single cell results and wafer-average results (for arrays of moderate-area cells) are reported for two commercial materials. In addition, we report yield results for the large-area cell This work was supported by the U S . Dept. of Energy under contract DE-AC04-94AL85000. process in producing cells for the 15%-efficient modules reported at this conference [5] .
EXPERIMENTAL
The baseline process developed at Sandia is outlined in Table I . The damage removal etch is specific to the material being processed. Texture etching is done next if desired. The one-step POCh emitter diffusion results in an 80 to 100 nil I emitter with a peak doping concentration below 6 x I O l 9 ~m -~ to ensure low emitter recombination [6] . For cells isolated in the wafer, oxide is deposited on the front side using an atmospheric pressure chemical vapor deposition (APCVD) process. (For large-area cells which are broken out of the wafers for testing, the process skips to the deglaze step.) A Nd:YAG laser (1.06 pm) is then used to scribe grooves through the emitter diffusion, thus defining the cell area. The damaged region surrounding the isolation grooves is removed by etching in KOH solution at 7OoC for 10 minutes.
The APCVD-oxide mentioned above provides additional protection for the emitter from the KOH etch.
After an HF etch to remove all surface oxide layers, and an HCI clean, aluminum is deposited on the backs. We have found that it is not necessary to protect the fronts during the aluminum evaporation. The aluminum is alloyed at temperatures between 800 and 900°C, depending on the substrate material. The samples (loaded face-toface) are pushed in oxygen and experience a short oxidation soak at the beginning of the alloy process. This procedure prevents the aluminum from balling up on the back side and also grows a thermal passivation oxide on the front side.
The cells are finished with photolithographically defined front grids and full coverage back contacts. Simple visual alignment to the isolation grooves is required for the moderate-area cells. The largearea cells require only exposure with no alignment. We use an image reversal and liftoff process to define gridlines up to six microns thick. These lines are electroplated with Ag in the large-area cells to about 40 p m thickness. The antireflection coatings are deposited over the metal. Large-area cells are laser-scribed from the back side and cleaved from the wafer as the final step.
A key feature of our baseline process is the use of laser-scribed grooves for cell isolation and/or separation. We investigated sequences other than the one outlined in Table I for in-wafer isolation. Scribing the grooves after the AR coating would be an ideal process sequence. However, it resulted in electrically isolated gridlines. Although the evaporated Ti02 acts as an etch mask for the groove cleaning etch, discontinuities in Ti02 coverage at the edges of the gridlines allowed the KOH to etch a trench in the silicon isolating the grids. Laser cutting the grooves after the alloy process resulted in lower current, voltage, and fill factor. We also investigated the effect of varying the duration of the KOH etch on cell performance and found that excessive etching caused problems with the lift-off process; TiPdAg metallization sometimes remained in the grooves, interfering with cell isolation and causing shunting around the edges of the cells. Similar problems can occur if the laser grooves are cut too deep. We found that the minimum pulse energy required to continuously cut the surface provided the best in-wafer isolation characteristics.
As mentioned above, we use the basic process outlined in Table 1 with mask patterns that define three different cell sizes. The masks are designed so that nine 4.6-cm2 cells or four 10.5-cm2 cells are mapped into the same 6 x 7-cm2 rectangle defined by the 42-cm2 cells. When the cells are mapped onto matched mc-Si slices from the same ingot, we can isolate areas of poor performance and quantify their effects on large-area cell performance.
RESULTS AND DISCUSSION
Our best cell results to date (including spectral mismatch and cell size corrections) for two different types of ingot technology mc-Si material are shown in Table 2 . The HEM (Heat Exchanger Method) material [7] was supplied by Crystal Systems, and was sliced into wafers at Solarex. Solarex also provided some of their directionallysolidified cast material. In all cases the cell thicknesses are about 300 pm. For comparison, best wafer-average results on the same materials are shown in Table 3 .
The wafer-average results shown in Table 3 indicate an occasional problem we have experienced with the single-mask process for moderate-area cells. Notice that the fill factor for the HEM wafer is depressed compared to that for the Solarex wafer (these cells were processed in different lots). The fill factor for the best individual cell from that wafer is also a little lower than normal (see Table 2 ). This problem arises from metal contamination of the isolation grooves. The problem is exacerbated when the grooves are cut or etched too deep, or when they have deep pits. Metal adheres in the grooves because of pinholes in the photoresist (perhaps due to trapped air), or because of improper exposure conditions in the grooves as compared to the cell surface. The isolation groove is nominally 20 p m deep by 35 pm wide. Problems caused by the isolation grooves are completely avoided in the large-area cells beause there are no grooves present during the photolithography steps. Figure 1 shows the internal quantum efficiency (IQE) for the best HEM cell shown in Table 2 . Both the blue and red response are excellent. As mentioned above, the surface concentration for the combination of diffusion and alloy schedules used is approximately 6 x I O l 9 cm3. The passivation oxide thickness is determined by the alloy temperature and the 02 soak time which occurs at the beginning of the alloy process.
The robust nature of the large-area cell process was demonstrated by the high yield experienced in producing the cells for two prototype mc-Si modules [5] . CeHs for these modules were produced in a series of six processing lots of 12 cells/lot. The material for the cells was taken from the middle of two bricks sawn from the same HEM ingot [7] . All slices were catalogued with respect to source brick and elevation within the ingot, and tracked through testing. This allowed us to determine the material quality as we worked our way from the bottom to the top of the source region. Sixty-eight of the 72 potential cells survived to testing, a yield of 94%. Cell efficiencies (measured in air before incorporation into the modules) ranged from 15.0 to 16.3%, with an average of 15.6% (standard deviation of 0.3% absolute). Lot average performance figures are given in Table 4 . Figure 2 shows the efficiency distribution for all 68 cells.
Efficiency-limiting areal inhomogeneities were identified and tracked through the series of wafers from each brick. Fig. 3 shows internal quantum efficiency (IQE) curves measured at three locations in a 15.8Yo-efficient cell which was eventually incorporated into a module. There is a significant variation in red response at the three locations, corresponding to minority carrier diffusion lengths (Ln ) ranging from 50 to 280 pm. Figure 4 shows a laser-beam-induced-current (LBIC) map taken at 1060 nm of the same cell. The IQE curve corresponding to Ln = 50 pm was measured in the dark region just left of center in the cell. This low performance region, along with others evident in the map, persist throughout the slices used in lots LA2-7 and -9. Slices from lower down in the same brick were used in LA2-5, which produced slightly higher efficiency cells. An LBIC map for a 16.4Yo-efficient cell (made in a later lot) from this lower material is shown in the right hand panel of Fig. 4 . Similar grain structures are evident in both cells, although there is obvious evolution of the structure (there is a 450 rotation of the cell boundaries with respect to the grain structure).
Comparison of the two maps shows that some of the highrecombination areas have grown in size in the material taken from higher in the ingot (i.e. the left map). Wavelength (nm) Fig. 1 . Internal quantum efficiency (IQE, filled squares), external quantum efficiency (EQE, open squares) and reflectance curves (filled triangles) from the high-efficiency moderate-area cell on HEM material reported in Table 2   18 The best cells were used in prototype modules which demonstrated 15% module efficiency. -5) . Note the evolution of the grain structure and the high-recombination areas. The cell boundaries differ in orientation by 45O with respect to the grain structure in the two maps.
There is also significant variation in IQE at 400 nm among the three locations represented in Fig 3, ranging from 80 to 90%. In subsequent work, we found that by increasing the thickness of the passivating oxide from about 8 to 15 nm, we were able to maintain 90 to 96% IQE at 400 nm (consistent with the curve shown in Fig. 1 .) 
CONCLUSIONS
We have demonstrated that the single-photomask process developed in the PDFL is capable of producing high-efficiency cells on mc-Si material. As applied to large-area cells in particular, the process has proven to be very robust. The relatively simple process facilitates PDFL collaborations with commercial material and cell producers. It is particularly useful in the evaluation of substrate materials and novel processes
We have begun to investigate the effects of areal inhomogeneities by using the single-mask process with different cell sizes on matched substrates. Early results verify that wafer-average performance determined from arrays of moderate-area cells is a good indicator of what can be expected with large-area cells. In addition, the arrays make it possible to isolate poor performing regions for further analysis such as defect mapping, LBIC, or deep level transient spectroscopy.
